Home
Product Center
IP and design services Memory control chip Industrial Storage Modules
News Join us About DEI
LDPC IP NVMe IP AES Engine IP
LDPC IP
Product Overview
DEI LDPC is an industry-leading error correction performance algorithm for mobile, consumer and enterprise SSD controller markets, supporting various 2D/3D, SLC/MLC/TLC/QLC NAND Flash, and has been proven in mass production in USB, eMMC, consumer/enterprise The LDPCs have been proven in mass production in USB, eMMC, consumer/enterprise SSDs, etc. DEI LDPCs are available in complete development kits for use in FPGA and SOC designs.
Main parameters
  • Support 1KB+/2KB+/4KB+ length code
  • Supports configured throughput
  • Support soft and hard decoding
  • LDPC hard decoding and soft decoding can be achieved at UBER=10^-17 without error codes
Principle Block Diagram
Principle diagram
Principle diagram
Deliverables
RTL code
RTL development test environment
LDPC codec library for C language
LDPC codec template
Deyi Weixin public number
Scan the QR code to follow DEI Micro
Two-dimensional code